Skip to header Skip to main navigation Skip to main content
Under Construction

Site branding

Home
Global Communication Semiconductors, LLC
Quality First

Main navigation

  • Home
  • About
    • Quality Policy
    • AS9100 ISO Certificate
  • Products
    • Advanced Optical Components
      • GaAs PIN Photodiodes
      • InGaAs PIN Monitor Photodiodes
      • InGaAs PIN Photodiodes
      • VCSEL Chips and Arrays
  • Services
      • Pure-Play Wafer Foundry
      • GaAs & GaN RF Wafer Foundry
      • InP HBT Wafer Foundry
      • Optoelectronics Wafer Foundry
      • Customer Proprietary Process Manufacturing
      • Processing Capabilities
      • Testing Capabilities
        • Foundry Support Flow
        • MPW Support
        • Process Design Kit
        • Testing Services
        • Foundry Training
        • Foundry Partners
      • Optoelectronics Technologies
      • GaAs Technologies
        • InGaP HBT
          • High Linearity InGaP HBT
          • High Voltage and GSM InGaP HBT
          • VCO InGaP HBT
        • Super High ƒmax HBT
        • GaAs pHEMT
          • 0.5um D-Mode T-Gate pHEMT
          • 0.25um ED mode Low Noise pHEMT
          • 0.25um D-Mode T-Gate pHEMT Power Process
          • 0.1µm Low-Noise and Power pHEMTs​
        • Integrated Passive Devices
        • THz Schottky Diode
        • Varactor Diode
      • InP HBT Technologies
      • GaN/SiC HEMT Technologies
  • Careers
    • IT System Administrator
    • Operator - 1st Shift
    • Operator - 2nd Shift
  • Contact
    • Information Request
    • Sales Request
  • News

Process Design Kit

Breadcrumbs

Breadcrumb

  • Home
  • Process Design Kit

Main page content

Device Models

  • Nonlinear devices
  • Passive devices
  • S-parameter
  • Statistical Variation
  • Thermal (for some PDKs)

Schematic Symbols and Libraries

  • Parameterized schematic symbols
  • Technology specific component libraries
  • Simulation include blocks

Layout Libraries and Pcells

  • Parameterized Cells (Pcells)
  • Standard layout cells
  • Layer definitions

Technology & Process Files

  • Substrate files
  • Layer maps
  • Process options

Verification Decks

  • DRC (Design Rule Check)
  • LVS (Layout vs Schematic)

Keysight logo

Cadence Logo

  • Products
  • Services
  • Sitemap
  • Careers
  • Contact
  • ESG
  • Terms of Use
  • GCS Holdings (opens in new tab)

Copyright © 2026 Global Communication Semiconductors, LLC - All rights reserved

CMS by GCS